NMSIS-Core
Version 1.3.1
NMSIS-Core support for Nuclei processor-based devices
|
Data Fields | |
unsigned int | protection |
Set permissions using macros SMPU_S/ SMPU_R/SMPU_W/ SMPU_X of SMPU; SPMP_L/ SPMP_U/SPMP_R/ SPMP_W/SPMP_X of sPMP, see details in riscv spec of SMPU/sPMP. More... | |
unsigned long | order |
Size of memory region as power of 2, it has to be minimum 2 and maxium __RISCV_XLEN according to the hardwired granularity 2^N bytes, if N = 12, then order has to be at least 12; if not, the order read out is N though you configure less than N. More... | |
unsigned long | base_addr |
Base address of memory region It must be 2^order aligned address. More... | |
Definition at line 63 of file core_feature_spmp.h.
unsigned long SPMP_CONFIG::base_addr |
Base address of memory region It must be 2^order aligned address.
Definition at line 80 of file core_feature_spmp.h.
unsigned long SPMP_CONFIG::order |
Size of memory region as power of 2, it has to be minimum 2 and maxium __RISCV_XLEN according to the hardwired granularity 2^N bytes, if N = 12, then order has to be at least 12; if not, the order read out is N though you configure less than N.
Definition at line 75 of file core_feature_spmp.h.
unsigned int SPMP_CONFIG::protection |
Set permissions using macros SMPU_S/ SMPU_R/SMPU_W/ SMPU_X of SMPU; SPMP_L/ SPMP_U/SPMP_R/ SPMP_W/SPMP_X of sPMP, see details in riscv spec of SMPU/sPMP.
Definition at line 69 of file core_feature_spmp.h.